DATA SHEET

DS-15133

Reedholm Distribution Software: The RDS Intranet Editions

- Test Plans and Results in SQL Database
- Test Documentation & Version Control
- Integrated Analysis & Lot Reports
- High Volume Automatic Probing
- Multi-mode Data Export
- Simple Fill-in-the-Box Test Editing
- No Source Code to Maintain or Compile
- Integrated Curve Tracer (I/V, C/V, I/T, V/T)
- Built-in Throughput Optimization
- Self Test & Troubleshooting Tools

Introduction

Twenty years of experience providing dc test solutions were incorporated in RDS Intranet when it was first released in 2003. It provided a comprehensive dc test suite that improved yield team productivity, expanded test coverage without throughput loss, and made it easy to resolve test issues. After seven years of continual improvement, RDS Intranet is even better.

Unlike other parametric test environments, RDS Intranet is a WEB application running on top of Microsoft SQL Server. This means that all information related to dc test is stored in a database: test routine parameters, probe patterns, lot test results—even the application user interface text, which can be customized per user. It also means that RDS Intranet can be accessed from any Windows PC with Internet Explorer, expanding the reach of dc test throughout a company without requiring a team of IT personnel. Access to the database has multiple levels. For instance, those responsible for parametric test might be granted full rights, design engineers would have read-only access, and operators might only interact with workflow data.

Even more important than the convenience of being a WEB application is the virtual elimination of writing, compiling, and maintaining source code without surrendering flexibility. Each test type in table 1 has dozens of input fields (many of them optional), so each test input screen is equivalent to dozens of routines in a typical test library. Thus, the RDS Intranet test engine is equal to a test library with 100's of source code routines written in Basic, C++, or Fortran.

2 Terminal Resistance - Force Current or Voltage
3 Terminal Voltage or Resistance
4 Terminal Voltage, Resistance, or van der Pauw
Beta at an lb, lc, or le
Calculate Delta Length
Current at a Voltage
Early Effect
gm or Vt at an lds or % of lds
gm or Vt at 2 lds, 2 Vgs, or PMS
High Voltage (+2kV) Continuous & Snapback BV
Ic - Sweep Vce, Step Ib
Ic - Sweep Vce, Step Vbe
Ic and Ib - Sweep Vbe
Ids - Sweep Vds, Step Vgs and Vbs
lds - Sweep Vgs, Step Vbs
lds - Sweep Vgs, Step Vds
lds at a Vgs
Isub - Sweep Vgs, Step Vds
Measure Capacitance at 0V, ±100V, or +2kV
Measure Capacitance – Sweep ±100V or +2kV
Measure Current or Voltage
Measure Current - Sweep Time
Measure Current - Sweep Voltage
Measure Current at High Voltage (+2kV)
Measure Resistance - Low Bias
Measure Resistance - Sweep Voltage
Measure Resistance at Current
Measure Resistance (4T) – Sweep Current
Measure Resistance at Voltage
Measure Voltage - Low Bias
Measure Voltage – Sweep Time
Measure Voltage (4T) – Sweep Current
Peak Beta
Replace Test Parameters with Prior Results
Saturated Vt
Small Signal Beta
Standalone Equations & SQL Extractions
Step Voltage Until Current
Stress at a Vgs
Stress Current
User Written Test
Vgs at an lds, % of lds, or Peak Isub
Voltage at a Current (±100V or +200V)

Table 1 - Subset of Available Test Types



Thousands of Test Variations

Callouts in this RDS Intranet input screen are representative of the richness for each test type. In addition, equations can be added to each test or function as stand alone tests. Complex extractions such as least squares fit on I-V or C-V sweeps can be performed in real-time.

		gm or Vt at Two Gate Voltages	
	Test Name Description Process name	ECR Schem - Gm @ 2 Vgs Version: 1 (Last modified on 2009-12-28 11:10:0) Example test routine Last used on) (Last modified on 2009-12-28 11:10:0) CMOS Select Pin Table Name OnetoOne Select Not Validated Ferder	0 by user sa. 3 iquation
5) 6)	Transistor type: 《 Return type: ④	⊙ Ntype O Ptype Measurement leg: O Drain ⊙ Source(7)) gm O Vt	
9	Drain pins 8 Gate pins 2 Bulk pins 3 Well pins 4.2 Source pins 1	Vds 100m lds 1m 1 lmt Vcomp HV 8 1st Vgs 2 2nd Vgs 3 lgs 1m 1 lmt Vcomp • Vbs 1.1 lbs 10m 1 lmt Vcomp • 3 Vwell -5 lwell 1m 1 lmt Vcomp - 10 10 1 1m 1 lmt Vcomp - 11	
12	Ground pins 6,7	7 Exclude 🗆 Ground unused: 💿 None O All(13)	
(14)	Irange 100nA	Fixed range □ Range off □ Check llimit ☑ Meter: ⓒ DMM C PAM O HISMU Pulse width 300	u y (16)
(1)	-Rule # Meter 1 DMM 2 DMM	Range Samples Sync Delete Page 1u 10 1 Add Delete Sort 100nA 1 1 1 1 1 18 20 20 1	
(19)	-Initial delay 5 Revert Sav	Step delay 1 Discharge time 0 Enable BKD Execute 1 Help level 0:(Non ve Return Validate Equation Schematic Limits Print Prev Next Move to	e) • (21) ECR Schem - Gm @ 2 Vgs •

Figure 1 – Input and Edit Test Grid

- 1) Brief description field for each test.
- 2) Built-in version control allows one version to be released to production while a new one is debugged.
- 3) Test edits and usage automatically tracked.
- 4) Flag indicates if test has attached equation.
- 5) Transistor type adjusts voltage polarities.
- Selects return parameter, with other returned in memory array so test doesn't have to be run twice.
- 7) Select leg in which measurement is made.
- 8) Directs usage of optional HV bias ($\pm 250V$ or $\pm 2kV$).
- Fifth device pin assignment can be biased. Up to 12 pins can be assigned for each of six pin fields.
- 10) Values can be engineering notation (1m, 2k, etc.).
- 11) Extra pin biasing can force voltage or current.
- 12) Pins to ground or exclude from grounding.
- 13) Single input to ground all unused pins.

- 14) Set starting range for faster testing, fixed range or not.
- 15) Power down during range changes to protect sensitive devices and make sure supply is in correct mode.
- 16) Standard or optional current meters (low or high).
- 17) Ranging rules assure the right answer in shortest time.
- 18) Eliminate line frequency 60/50Hz noise.
- 19) Separate delays for initial bias and bias between steps.
- 20) Loop on test to gather optimization timing data.
- 21) Increase help to investigate test issues.
- 22) Validation to ensure proper test execution.
- 23) Launch equation editor to manipulate test result.
- 24) Obtain schematic of instrumentation connections.
- 25) Launch editor to set or modify test limits.
- 26) Quickly move between tests during editing.



Testing without Spawning Code

RDS Intranet does not spew out test code in C++ or some other language that the test engineer has to tweak and maintain forever. Instead, dozens of fields in a database record are populated when setting up a test. That record is downloaded to a test controller and executed in real-time without any delays for compiling.

Setting up and controlling test plans is similar to populating spreadsheet files. Flexibility is more than adequate, so the language used to write the application has no bearing on the work product. All that matters is getting results that make sense and that can be easily verified when there are yield problems.

Out Sourcing the Test Engine

Instead of a user interface and a handful of example test routines, RDS Intranet contains a comprehensive set of test routines that cover bipolar, depletion FET, and enhancement FET technologies implemented on Si, GaAs, GaN, and SiC materials. Years of experience supporting customers at the application level has resulted in a robust, fast, and flexible test engine that can be used immediately for test plan generation.

Compare that to test engineers having to learn how instruments, analog cabling, source code, and operating systems interact just to create a test library from which test plans can be written. But getting a test engine going is more than writing a test library. These are just a few of the other RDS Intranet features that would be needed:

- Prober driver and probe site editor
- · Lot reports and test data exporting
- Version control of test library and plans
- Test routine code documentation
- Test conditions (pins, voltages, etc.)
- · Training for test engineer replacement

As difficult and expensive as in-sourcing is with an integrated tool set, doing it with a rack and stack configuration is significantly more difficult since the various instrument, cabling, and computer combinations have to be characterized.

More Than a Set of "Canned" Routines

"Canned" source code routines provided as examples lack the ability to test many device permutations, and that is why source code has to be customized. However, the RDS Intranet test engine supports:

- Multiple pins per DUT leg (drain, gate, etc.)
- Biasing and grounding extra DUT pins
- · Forcing voltage or current on extra pins
- Executing user input equations
- · Using prior test results for test conditions

After a test is created and found effective, being in record format makes it easy to copy and use as the starting point in setting up a new test.

No Test Engine Ambiguity

Suspect test data is sometimes caused by improper test conditions or incorrectly selected algorithms. Reedholm software algorithms are not subject to uncontrolled tweaking, so valuable time is not spent trying to work backwards through code changes. Furthermore, since all test conditions are stored in a centralized, controlled database instead of being hard code, there is no ambiguity over what was used during testing. Lastly, automatically generated test schematics (figure 2) illustrate how the test conditions and algorithm interact.

So, when test problems are encountered, device engineers totally unfamiliar with Reedholm software, but armed with critical device knowledge, can contribute directly in problem solving.



Figure 2 - Schematic Generator



Integrated Device Characterization

RDS Intranet allows it to perform as a curve tracer. It is not necessary to take a wafer to another station to generate characteristic curves like the bipolar transistor curve in figure 3 and the MOSFET curve in figure 4.

Properly used, this capability eliminates uncertainty about device behavior and what test conditions to use to assure the highest quality data. A curve, or set of curves, can be created for almost every test type listed in table 1.

No Compromise on Test Speed

The flat, memory mapped architecture used by RDS Intranet for system control is inherently faster than what is possible with multiple instruments, each having processors for control. Test code execution speed is as fast as the most optimized version of compiled code. Data driven testing is sometimes misinterpreted as having an interpreter level. But that could not be further from the truth. Data is not moved or modified during software execution, so speed is the same as if data were compiled with the code.

Delays and result averaging to reduce noise are the major reasons for slow testing. Those creep into compiled routines, and programming engineers never seem to have time to take them out. With Reedholm software, delays and averaging are selected with as much flexibility as needed to match what is found with response versus time plots unique to Reedholm.

After a test plan is set up for volume testing, reports like that in figure 5 are generated to identify test speed bottlenecks to review for further speed increases.



Figure 3 – Bipolar Collector Characteristics



Figure 4 – Depletion MOSFET Drain Characteristics

<u>Intradie</u>	Ë	Test_Name	<u>Units</u>	<u>Total</u>	<u>Min</u> Exec	<u>Max</u> Exec	<u>Avg</u> Exec	<u>Total</u> <u>Exec</u>
M1	1	lgd ourrent.v1	Volts	13,500	00:00:00.102	00:00:01.669	00:00:00.147	00:33:08.064
	2	GS BV at 500u A.v1	Volts	13,500	00:00:00.017	00:00:00.060	00:00:00.032	00:07:05.920
	3	Return result at 500uA.v1		13,500	000:00:00:00	000.00:00:00	00:00:00:000	00:00:00.341
	4	BVdsx: Is<1mA, Vds=1650 V.v1	Volts	12,304	00:00:00.096	00:00:00.229	00:00:00.146	00:29:56.911
	6	GS BV at 5Du A.v1	Volts	13,500	00:00:00.018	00:00:00.046	00:00:00.021	00:04:42.197
	6	Return result at 60 uA.v1		13,500	000:00:00:00	000.00:00:00	000.00:00.00	00:00:00.324
	7	BVdsx: Is<100uA, LotTestTimeReport	1.Test_Na	ame (String	<u>2) 00:00:00.092</u>	00:00:00.194	00:00:00.111	00:22:11.348
	8	Rds(On).v1	Ohms	13,500	00:00:00.019	00:00:00.046	00:00:00.020	00:04:30.057
	9	Id(0N).v1	Amps	13,500	00:00:00.020	00:00:00.021	00:00:00.020	00:04:34.943
	10	Ids at Vgs=-3 V. Vds=2 V.v1	Amps	13,500	00:00:00.021	00:00:00.023	00:00:00.022	00:05:00.492
	11	Ids at Vgs=-8 V, Vds=2 V.v1	Amps	13,500	00:00:00.018	00:00:00.020	00:00:00.019	00:04:18.246
	12	lds at Vgs=-10 V, Vds=2 V.v1	Amps	13,500	00:00:00.017	00:00:00.046	00:00:00.018	00:04:05.063
	13	igl current.v1	Amps	13,500	00:00:00.017	00:00:00.044	00:00:00.018	00:03:59.278
	14	Vth @ Vds=10 V, Id=100uA.v1	Volts	13,500	00:00:00.041	00:00:01.238	00:00:00.046	00:10:14.582
	15	Vth @ Vds=1 V, Id=100 u A.v1	Volts	13,500	00:00:00.045	00:00:01.241	00:00:00.048	00:10:51.877
	16	Delta Vth.v1	Volts	13,500	000:00:00:00	00:00:00.028	000.00:00:00	00:00:03.004
						To	tal Test Time:	02:24:42.630

Figure 5 - Test Time Report from Acquire



Setting Up Test Plans with Build

RDS Intranet features described in the preceding pages are accessed through the Build application. The test list edit screen shown in figure 6 is used to specify tests to run per intradie or module. New and existing tests can be inserted, cut, copied, etc. Tests to be skipped upon test passing or failing can also be set.

One of more tests can be executed within Build to look for interaction issues between tests/structures. If the checkbox next to test is filled, that test will be executed during automatic probing. This allows for leaving non-production, characterization tests in a test list.

Table Name Select Let Name EER Schwender hooses Name CMOS Select Description Testind of test types for schwendic work. hooses Name CMOS Select Description Testind of test types for schwendic work. hooses Name CMOS Select Description Test table of test types for schwendic work. hooses Name CMOS Schwender Description Select Febr by Select # # # # # Start Schwender Test Description Test Description Select Febr by Select Febr by Select Febr by Select Febr by Select		Edit In	tradi	e Test List			
Bite Description Description Effect Description Phonese Name CMD5 Description Edit of test types for optimulation work. Phonese Name CMD5 Description Edit of test types for optimulation work. First: 35. Selected test number. Use Org. Org. Particle Edit Eff: High Test Types Test Description Test Description Edit of test types for optimulation work. Eff: High Test Types Test Description Test Description Edit Optimulation Edit Optimulation Eff: High Test Types Test Description Test Description Edit Optimulation Edit Optimulation Eff: High High Test Description Test Description Edit Optimulation Edit Optimulatio							
Norma CAUS Sector Description Test for d red types for schwards: wold. Warram 11 (Last motified on 2009-111-19 11/2:20), by users 1. Last Hold 0 .	Pin Table Name OnetoOne	Select List Name ECR Se	hemati	c			
Events 1 (Last modified on 20091119 1122:00, by user as: Last Used) Sett Filter by E III Test: 28 Settered star number: Use Charles Opp Name [\$TCOD Ref: Setter Filter by E IIII IIIII IIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Process Name CMOS	Select Description Test list	of test	types for schematic w	ork		
Construction Construction<	Version 1 (Last modified on 2009-11-	19.11-22-00, by upper an Last light)					
Text Set Order Fact Cop Res	version 1 (cast inclined on 2003-11-	15 11.22.00, by user as. cast oacu ;			_		
Test Name Test Type Ver Last Modified By User Test Out GER Schem - Ver Meanze Current of Restance 1 10/5/2001 55 as 5 GER Schem - Ver Meanze Molger Restance 1 10/5/2001 0 as 5 GER Schem - Ver Meanze Molger Restance 1 10/5/2001 0 as 7 GER Schem - Ver Meanze Molger Restance 1 10/5/2001 0 as 7 GER Schem - Ver Meanze Molger Restance 1 10/5/2001 0 as 7 GER Schem - Gine V Val Base Volkager Restance 1 10/2/2001 1 as 10 GER Schem - Gine V Vag gort Y H and GeR Valger 1 10/2/2001 1.2 as 10 GER Schem - Gine V Mag gort Y H and GeR Valger 1 10/2/2001 1.2 as 10 GER Schem - Gine V Mag gort Y H and GeR Valger 1 10/2/2001 1 as 11 GER Schem - Gine V Mag gort Y H and Meang 1 11/2/2001 1 as 11 <th>Tests: 38 Selected test number:</th> <th>Use Chip 🔲 Chip Name 🛛 PxT CCD Rpt</th> <th></th> <th>Select</th> <th>Fiter by:</th> <th></th> <th>Set #38</th>	Tests: 38 Selected test number:	Use Chip 🔲 Chip Name 🛛 PxT CCD Rpt		Select	Fiter by:		Set #38
Tet Nee Tet Type Ver Tet Composition 25 CR3 Schem - Ver VISMU Rescured of Penatrone 1 06/2003 Hoso 5 25 CR3 Schem - Ver VISMU Measure Voltage of Relations 1 10/20/2003 Hoso 5 25 CR3 Schem - Ver VI Measure Voltage of Relations 1 10/20/2003 Hoso 5 25 CR3 Schem - Ver VI Reum Read. Array 1 12/20/2003 Hoso 5 25 CR3 Schem - Ver VI Reum Read. Array 1 12/20/2003 Hoso 5 25 CR3 Schem - Sche Ver VI Reum Read. Array 1 12/20/200 Hoso 5 25 CR3 Schem - Sche Ver VI Reum Read. Array 1 21/20/200 Hoso 5 25 CR3 Schem - Sche Ver VI Reum Read. Array 1 21/20/200 Hoso 10 25 CR3 Schem - Sche Ver VI Ho Toe Den Curret 1 21/20/200 Hoso 10 10 25 CR3 Schem - Sche Ver VI Ho Toe Ford Curret 1 12/20/200 Hoso 10 10 25 CR3 Schem - Sche Ver VI Sche Ver Array 1 12/2/2008 Hoso 10 10 25							
SI CH Schen - (M HOSHU Meaner Curret of Restance 10 6/2003 156 as 5 SI CH Schen - (M HOSHU Meaner Mohage r Restance 10 6/2003 156 as 5 SI CH Schen - Step VII I Meaner Mohage r Restance 10 10/2003 156 as 7 SI CH Schen - Step VII I Meaner Mohage r Restance 10 10/2003 156 as 7 SI CH Schen - Step VII I Ben Volkage Irel (Liner) 10 10/2003 156 as 7 SI CH Schen - Step VII I Ben Volkage Irel (Liner) 10 10/2003 152 as 10 SI CH Schen - Step Ving or vit at The Osch Volkage 10 10/2003 152 as 10 10/2003 152 as SI CH Schen - Step Ving or vit at The Osch Volkage 11 10/2003 152 as 10 10/2003 152 as SI CH Schen - Step Ving or vit at a first M Schen Ving 11 11/2/2003 152 as 11 10/2/2003 152 as 10 SI CH Schen - Step Ving 11 vit Vis at the Vis at the Top Ving 11 vit Vis at the V	Test Name	Test Type	Ver	Last Modified	By User	Test Out	Edit Insert New Test
EX CH3.cham - Viel I Maanar Volage or Relations 1 10/20/208 10 as 6 EX CH3.cham - Viel I Maanar Volage or Relations 1 11/20/208 10 as 6 EX CH3.cham - Viel I Return Read. Array 1 11/2/2008 10 as 6 EX CH3.cham - Viel II Return Read. Array 1 11/2/2008 10 as 8 EX CH3.cham - Viel III Return Read. Array 1 12/2/2008 10 as 8 EX CH3.cham - Viel IIIII Return Read. Array 1 12/2/2008 10 as 10 EX CH3.cham - Viel IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	ECR Schem - I@V HVSMU	Measure Current or Resistance	1	10/6/2008 1:56:	58	5	Cut Copy Paste
EICH Schem- Singer Viti I Seg Voltage Liel Currert 1 2/12/208 19.1 as 7 EICH Schem - Singer Viti I Return Read. Array 1 1/2/2/208 19.2 as 7 EICH Schem - Singer Viti I Return Read. Array 1 1/2/2/208 19.2 as 5 EICH Schem - Singer Viti I Seg Voltage I 1 1/2/2/208 19.2 as 5 EICH Schem - Singer Viti I Seg Voltage I 1 1/2/2/208 19.2 as 5 EICH Schem - Singer Viti I Seg Voltage I 1 1/2/2/208 19.2 as 1 EICH Schem - Singer Viti I Seg Voltage I 1 1/2/2/208 19.2 as 1 EICH Schem - Singer Viti I Seg Voltage I 1 1/2/2/208 19.2 as 1 EICH Schem - Singer Viti I Seg Voltage I 1 1/2/2/208 19.2 as 1 EICH Schem - Singer Viti I Seg Voltage I 1 1/2/2/208 49.2 as 1 EICH Schem - Singer Vite I Batter Read. Array 1 1/1/2/208 21.1 as 1 </th <th>ECR Schem - V @ I</th> <th>Measure Voltage or Resistance</th> <th>1</th> <th>10/20/2008 10:</th> <th>80</th> <th>6</th> <th></th>	ECR Schem - V @ I	Measure Voltage or Resistance	1	10/20/2008 10:	80	6	
CE CR Supp V NMet Return Read. Array 1 12/12/2003 10 ss 8 CE CR Supp V NMet Return Read. Array 1 12/12/2003 10 ss 8 CE CR Supp V NMet Return Read. Array 1 12/12/2003 10 ss 8 CE CR Supp V NMet Return Read. Array 1 12/12/2003 10 ss 8 CE CR Supp V NMet Op or 14 at Two Dark Contents 1 5/12/2003 12 ss 10 CE CR Suben - Gine & Alar op or 14 at Two Dark Contents 1 3/12/2003 12 ss 10 CE CR Suben - Gine & Max gen er W Fron Ferd C Mexium Size 1 1/12/2003 12 ss 10 CE CR Suben - Gine & Max gen er W Fron Ferd C Mexium Size 1 11/12/2003 12 ss 10 CE CR Suben - Strass & Wig Strass & Subscraft Contenter Cr.r. 1 12/2/2003 12 ss 10 CE CR Suben - Stras & E Max Strass & Subscraft Contenter Cr.r. 1 12/2/2003 12 ss 10 CE CR Suben - Stras & E Max Strass & Subscraft Contenter Cr.r.	ECR Schem - Step V til I	Step Voltage Until Current	1	3/13/2009 8:19:	53	7	Enable Disable History
EX CR Supp V Bite1 Return Read Array 11 12/12/2001 10 15 15 EX CR Super- Inder V by Iget at V base 10 12/12/2001 10 15 15 EX CR Super- Inder V by Iget at V base 10 12/12/2001 10 15 16 EX CR Super- Inder V by Iget at V base 10 12/12/2001 10 10 11 EX CR Super- Inder V by Iget at V base 10 12/12/2001 11 10 11 EX CR Super- Inder V by Iget at V base 10 12/12/2001 11 10 11 EX CR Super- Inder V base Vap up of V at at Inder 11 11/12/2001 11 10 11 11 11 11 11/12/2001 11 10 11 <	ECR Step V RiRet	Return Result Array	1	12/12/2008 10:	88	8	Find Find Next New Vers
EXTR Stome - Gine 2 Vag and 1 the Gale Vag 1 3/12/2009 124. as 10 EXTR Stome - Gine 2 Vag gor of H The Gale Vag 6.5/2005 70. as 12 EXTR Stome - Gine 2 Vag gor of H The Gale Vag 1 3/12/2009 125. as 12 EXTR Stome - Gine 2 Vag gor of H The Gale Vag 1 3/12/2009 125. as 12 EXTR Stome - Gine 4 Vag gor of H The Gale Vag 1 3/12/2009 125. as 12 EXTR Stome - Gine 4 PMS gor of H Then Pietr Of Maxium Size 1 1/12/2009 422. as 15 EXTR Stome - Stress 4 Vag 1 11/12/2009 326. as 17 12/12/2009 326. as 17 EXTR Stome - Stress 4 Vag 1 11/12/2008 1.4 as 12/12/2008 1.4 a	ECR Step V RiRet1	Return Result Array	1	12/12/2008 10:	50	9	Requery Save Release
EX CHS.stem Gime 2 Vig. gr or V at Two Gate Voltages 1 6/9/2009 5070 1 1 EX RS.stem Gime 2 Vig. gr or V at an it for Do In Current 3 3/12/2009 152 1 1 EX RS.stem Gime 4 Vig. Vig. pm or V at an it for 1 3/12/2009 152 1 <	ECR Schem - Ids @ Vgs	lds at a Vgs	1	3/12/2009 1:24:	58	10	
EXTR Statem - Can @ 2 Mar. ge or W at Two Den Currets 1 3/12/2009 125 ss 12 EXTR Statem - Can @ Xda Way, you or W at a Nador of an Kda 3/12/2009 125 ss 12 EXTR Statem - Can @ Xda Way, you or W at a Nador of an Kda 3/12/2009 125 ss 12 EXTR Statem - Can @ Xda Way, you or W at a Nador of an Kda 3/12/2009 125 ss 14 EXTR Statem - State Mark Way, you or W at a Nador of an Kda 1/12/2009 125 ss 14 EXTR Statem - State Mark Way, you or W at a Nador O Count 1 1/12/2009 326 ss 17 EXTR Statem - State Ø Kda Batar & State C Marcor O Emter Cur. 1 10/12/2008 1 ss 12 EXTR Statem - State Ø K Batar & State C Marcor O Emter Cur. 1 10/12/2008 1 ss 12 EXTR Statem - State Ø Ke Batar & State C Marcor O Emter Cur. 1 10/12/2008 1 ss 12 EXTR Statem - State Ø Ke Batar & State C Marcor O Emter Cur. 1 10/12/2008 1 ss 12 EXTR Statem - State Statem - State Ø Ke	ECR Schem - Gm @ 2 Vgs	gm or Vt at Two Gate Voltages	1	6/9/2009 5:07:0	88	11	Use Abs Use Rels Edit On
ID CR Schem - Gim @ Mai Value, unor V M aris Mai 1 3/12/2009 152. as 13 ID CR Schem - Gim @ MMai Value, unor V M aris Androin of Maximum Size 1 3/12/2009 152. as 15 ID CR Schem - Gim @ MMai Value, unor V M aris Androin O Maximum Size 1 1/12/2009 422. as 15 ID CR Schem - Schema & D'unor Partice M- Schemark Churret 1 1/12/2009 542. as 15 ID CR Schem - Schema & D'unor Partice M- Schemark Churret 1 12/12/2008 326. as 17 ID CR Schem - Schema & May 1 11/12/2008 326. as 17 10 ID CR Schem - Schema & May 1 11/12/2008 326. as 17 11 11/12/2008 326. as 17 ID CR Schem - Schema & Keiner, Mark May 1 11/12/2008 25 as 20 11 11/12/2008 25 as 11 11/12/2008 25 as 17 11/12/2008 25 as 17 11/12/2008 25 as 17 11/12/2008 25 as 17 11/12/2008 25 as	ECR Schem - Gm @ 2 lds	gm or Vt at Two Drain Currents	1	3/12/2009 1:25:	53	12	
EX ERS Schem - Gine P Make Way, par of Vite # Friedman dra is & 31112000 11.3. 10 11122000 11.3. 10 EX RS Schem - Gine P Mag most filters P Mark Mag 11122000 42.2. 10 10 EX RS Schem - Gine P Mag most filters P Mag most filters P Mag 11122000 42.2. 10 EX RS Schem - Schem - Nack Mag Mag 11122000 42.2. 10 10 EX RS Schem - Schem - Nack Mag Mag 10 11221000 11.2. 10 10 EX RS Schem - Schem - Base Adjaced M 10 10121000 11.2. 10	ECR Schem - Gm @ Ids	Vgs, gm or Vt at an Ids	1	3/12/2009 1:52:	88	13	Set Inner
EXCR Schem - Gine (PMS) ge or vi from a Port Of Maximum Sige 1 /1/2/2009 428	ECR Schem - Gm @ %lds	Vgs, gm or Vt at a Fraction of an Ids	1	3/11/2009 11:3	80	14	Clear Center
EX ER Sohme - Neak bads Voji at Parki Substato Curret 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1 1/12/2009 452 10 1/12/2009 452 10 1 1/12/2009 452 10 10 1/12/2009 457 10 10 1/12/2009 457 10 10 1/12/2009 517 10 10 1/12/2009 517 10 1/12/2009 517 10 1/12/2009 517 10 10 1/12/2009 517 10 10 1/12/2009 455 10 1/12/2009 151 10 1/12/2009 151 10 1/12/2009 151 10 1/12/2009 151 10 1/12/2009 151 10 10 1/12/2009 151 10 10 1/12/2009 151 10 10 1/12/2009 151	ECR Schem - Gm @ PMS	gm or Vt From a Point Of Maximum Slope	1	1/12/2009 4:28:	58	15	Charge All Contemp
EXTR Stotem - Stress & Vign 1 12/2/2008 356 10 17/2/2008 356 10 17/2/2008 356 10 17/2/2008 356 10 17/2/2008 356 10 17/2/2008 356 10	ECR Schem - Peak Isub	Vgs at a Peak Substrate Current	1	1/12/2009 4:52:	88	16	Clear All Outo
ECR Schem SafVT Saurated W 1 12/11/2008 10 18 ECR Schem StafV Elect Exh Schem StafV Elect 1 82/4002 47 18 ECR Schem StafV Elect Exh Staffen Staf	ECR Schem - Stress @ Vgs	Stress at a Vgs	1	12/2/2008 9:26:	50	17	Show Pass
EXPC Stoken - Ista @ Fic Beta a Stac. Clistor or Entir Cur. 1 0/24/2002 24.7. as 19 EXPC Stoken - Explore Beta a Stac. Clistor or Entir Cur. 1 0/24/2002 24.7. as 19 EXPC Stoken - Explore Beta a Stac. Clistor or Entir Cur. 1 0/24/2003 24.7. as 19 EXPC Stoken - Explore Beta a Stac. Clistor or Entir Cur. 1 0/20/2003 4.7. as 21 EXPC Stoken - Explore Beta Resolver 1 11/17/2003 2.1. as 21 EXPC Stoken - Explore Stoket A Stoken - Sto	ECR Schem SatVT	Saturated Vt	1	12/11/2008 1:0	88	18	
EXPC Statem - Larky Effect Day 102:000 54.7. as 20 EXPC Rarky Lot Return Reauk Array 1111/7/2008 2.5. as 21 EXPC Rarky Lot Return Reauk Array 1111/7/2008 2.5. as 21 EXPC Rarky Lot Return Reauk Array 1111/7/2008 2.5. as 21 EXPC Rarky Lot Peak Beta 111/2/2008 50.7. as 24 EXPC Rashem - Iver, Sepa. Display Lot as 24 EXPC Rashem - Iver, Sepa. Display Lot as 24 EXPC Rashem - Iver, Sepa. Display Lot as 24 EXPC Rashem - Iver V Curret of Values Servers Time 112/2008 4.52. as 27 EXPL Rashem - Low Rash, Low Space Time 112/2008 4.52. as 27 21 as 27 EXPL Rashem - Low Rash, Low Rash, Low Rashew Unitse 12/12/2008 11. as 27 21 as 23 EXPL Rashem - Low Rash, Low Rashew Unitse 13/12/2008 91.7. as 23 24 44	ECR Schem - Beta @ lc	Beta at a Base, Collector or Emitter Cur	1	8/24/2009 2:47:	80	19	
Differ Character Differ Differ <thdiffer< th=""> <thdiffer< th=""> <thdiffer<< th=""><th>ECR Schem - Early Effect</th><th>Early Effect</th><th>1</th><th>3/10/2009 5:47:</th><th>58</th><th>20</th><th>Beturn Report Limit Brit</th></thdiffer<<></thdiffer<></thdiffer<>	ECR Schem - Early Effect	Early Effect	1	3/10/2009 5:47:	58	20	Beturn Report Limit Brit
EXER Forther Feature Read: Array 1 11/17/2002 25. as 2 EXER Scheme - Fleak: Bele Peak Bela 1 11/12/0002 55. as 2 EXER Scheme - Scheta Small Synal Bela 1 11/12/0002 55. as 2 EXER Scheme - Lives, Steps. Is Servery Texators 1 11/12/0002 55. as 2 EXER Scheme - Lives, Steps. Is Servery Texators 1 11/12/0002 55. as 2 EXER Scheme - Lives, Steps. Is Servery Texators 1 11/12/0002 54. as 2 EXER Scheme - Lives Vig	ECR Early Ic1	Return Result Array	1	11/17/2008 2:1	88	21	Cohematic Colort All Malidate
CECR Scheme - Neuk Reta 13/13/2008 827 ss 23 CECR Scheme - Skatch Smill Synail Reta 11/12/2008 957 ss 24 CECR Scheme - Skatch Smill Synail Reta 11/12/2008 957 ss 25 CECR Scheme - Skatch Smill Synail Reta 11/12/2008 458 ss 25 CECR Scheme - Name Curret or Restance Sinewp Votage 12/12/2009 181 ss 26 CECR Scheme - Linewer - Gameen Ic and Ib - Sinewp Votage 12/12/2009 181 ss 27 CECR Scheme - Linewer - Gameen Ic and Ib - Sinewp Votage 13/13/2008 822 ss 28 CECR Scheme - Linewer Ic and Ib - Sinewp Votage 13/13/2008 822 ss 28	ECR Early Ic2	Return Result Array	1	11/17/2008 2:5	50	22	Johemand Jelect All Valuate
QC ECR Schem Sketa Smil Symi Bits 1 1/12/2009 597 a 24 ECR Schem Even, Sepp. L. S-rever, Sepp. D 1 1/62/2009 597 a 24 ECR Schem Even, Sepp. L. S-rever, Sepp. D 1 1/62/2009 597 a 24 ECR Schem Even, Sepp. L. S-rever, Sepp. D 1 1/15/2009 445 a 25 ECR Schem Guament Loard D- Sweep Velage 1 27/17/2009 517 a 27 ECR Schem Guament Loard D- Sweep Velage 1 3/11/2009 517 a 28 ECR Schem Guament Loard D- Sweep Velage 1 3/11/2009 517 a 28	ECR Schem - Peak Beta	Peak Beta	1	3/13/2009 8:21:	58	23	Everyte 1 Stor
☑ ECR Schem - Iv Kev, Step. I. 5. Smep Vor, Step I. 1 1/25/2029 452 ss. 25 ☑ ECR Schem - Iva V. Currer of Notaps. Swep Vor, Step I. 1 1/2029 445 ss. 25 ☑ ECR Schem - Iva V. Currer of Restance Swep Vor, Step I. 1 1/2029 191 ss. 27 ☑ ECR Schem - Iva V. Currer of Restance Swep Vor, Step I. 1 2/12/2029 191 ss. 27 ☑ ECR Schem - Iva V. Swep Vor, Step I. 1 2/12/2029 11 ss. 28 ☑ ECR Schem - Iva V. Swep Vor, Step I. 1 3/13/2009 822 ss. 28	ECR Schem - SSbeta	Small Signal Beta	1	1/12/2009 5:07:	88	24	Late Letter, 1 art of 2
QI ECR Schem - I va T Current or Vallage - Sweep Time 1 1/13/2009 445. as 25 ECR Schem - I var V Current or Vallage - Sweep Time 1 2/27/2009 511. as 25 ECR Schem - Varianted Sweep Vee 1 2/17/2009 517. as 26 ECR Schem - Varianted Name 1 3/17/2009 517. as 26 ECR Schem - Variante, Sweep Vee, Step Vee 1 3/17/2009 517. as 26	ECR Schem - Ic Vce, Step	Ic - Sweep Vce, Step Ib	1	1/26/2009 4:58:	50	25	Underlanded R. Branness -
ZI ECR Schem - Ivs V Curret of Restance Sweep Voltage 1 2/27/2009 101 ss 27 ZI ECR Schem - Kommer Ik and Is - Sweep Ve 1 3/17/2009 317 ss 28 ZI ECR Schem - Ids vs Vgs Ids - Sweep Vgs. Step Vbs 1 3/13/2009 322 ss 29 ZI	ECR Schem - I vs T	Current or Voltage - Sweep Time	1	1/13/2009 4:45:	88	26	nepiever ((none)
Z ECR Schem - Gummel Ic and b - Sweep Voe 1 3/11/2009 9:17 sa 28 Z ECR Schem - Ida vs Vgs, Ida - Sweep Vgs, Step Vbs 1 3/13/2009 8:22 sa 29	ECR Schem - I vs V	Current or Resistance Sweep Voltage	1	2/27/2009 10:1	50	27	
ECR Schem - Ids vs Vgs Ids - Sweep Vgs. Step Vbs 1 3/13/2009 8:22: sa 29	ECR Schem - Gummel	Ic and Ib - Sweep Vbe	1	3/11/2009 9:17:	58	28	
	ECR Schem - Ids vs Vgs,	lds - Sweep Vgs, Step Vbs	1	3/13/2009 8:22:	88	29 -	
	1 ·					<u> </u>	

Figure 6 – Build Test List Editor

Pattern Creation for Intradie Probing

Shown in Figure 7 is the graphical module editor, which gives a visual image of what is being probed. Each location can be dragged into position or its position can be entered using X and Y coordinates. A graphical editor for scribe line probing and a spreadsheet editor are also available. A test list would be created and assigned to each intradie location in figure 7.



Figure 7 – Build Intradie Pattern Editor

Setting Up Die Patterns

Graphical die pattern editor is used to quickly create probe patterns, including the 9 site pattern one shown in figure 8. Other die pattern editor features include:

- Up to four different test patterns can be run
- Separate die move and prober alignment sizes
- Single die X & Y offset step for misplaced PCMs
- Separate target and first die locations
- Tool to select all die and remove outliers



Figure 8 – Build Die Pattern Editor

Prober Control

RDS Intranet prober control is a good example of the flexible architecture used throughout the application. Wafer angle is separate from the die pattern and module site layout, with probe patterns automatically rotated based upon the selected angle. This allows the same pattern to be used on different probers without editing die patterns—which can be an issue when a new prober is introduced that uses a different probe card orientation. Other selections in setting up the prober are shown in figure 9.

Edit Probe Setup
Pebe Setue [last modified on 11/8/2010 9-45:00 AM, by user as. Last used on 11/8/2010 10:09:00 AM) Description
Wafer la control Auto number I Wafers to probe: O Al © Number of wafers 1. Looked C ScoCR ange © Waferskinden: © Front © Back. © Left © Right Forced prober [definut] I
Load from: © Cessente C Tray C Stage Wederfalz-hotch: © Front C Book C Left C Right Set probe angle Set probe units Set align size Use profiler No as a stage for the Load product fite Step weder align fail Hamm at end of lett Send pior data
Use hot/cold chuck Last load temp. Last load temp. Temp. steps Unload temp. Ramp rate 1 Soak time 0 Range 0.5
Check edge sense 📋 Tester edge sense 🔄 Edge sense high 📃 Edge sense low
Enable linear X/Y temperature compensation 🔲 Thermal coef. of expansion 1 Ambient temp. 30
Continuéy settinge: Enable 🐱 Court 🚺 Retries [□ Skip winder □ Dean probes □ Continuéy fail action : © Continue: C Prompt C Skip rétaide C Skip de

Figure 9 – Build Prober Setup Screen



Executing Test Plans with Acquire

Acquire is used for automated testing of recipes created in Build. These screens and the previous ones do not do the application justice. The true breadth of RDS Intranet is best understood with a demonstration, either on-line or at Reedholm.

Operator Interface

Figure 10 is an example input screen that an operator would populate prior to starting a lot. Almost all of the data could be imported from a workflow system tracking wafer lots.

Start Standard Wafer Lot
Lot TLM Select Lot per water Device TLM Venion 1 Select Process First Process Select Select Variance Select Select Select Variance Select Select Select Variance Select Select Select Davice Overnite Select Select Davice Select Select Select Davice Select Select Select Sale Select Select Select Davice Select Select Select Sale Select Select Select Davice Select Select Select Davide Overristic Sele
Setup Information
Probe card PC 101 S/N 12345 Select Max TD 200x Touchdowns 19391 Product name Use product name Image: Comparison of the product name Image: Comparison of the product name View Probe Setup View PF Setup Image: Comparison of the product name Image: Comparison of the product name
Start Validate Lot instructions
Connert

Figure 10 – Acquire Wafer Lot Start Screen

Run-Time Test Data

The run-time screen, figure 11, displays critical probe status such as current wafer, site being tested, status of wafers already tested, etc. Individual test results can also be seen on the fly, including pausing after each intradie is tested.

						Acqui	re Test St	atus				
ot TL	M E445	Device	TLM		Ver 1	Process	First Process	Step	Metal 1			
Wafer	1		Wafer #	1		of	5	Wafer status	Okay (unknown)			
Die	1		Die Order	1		of	5					
Die sta	us 3		X Position	0		Y Position	0	Good die	0	Bad die	1	
ntradie	M1		Intradie Order	2		of	2	X IntraPosition	0	Y IntraPosition	0	
Intradie	List TestClient	USF	X IntraMove	-25		Y IntraMove	-1.675k					
Prober	activity											
lesult esult n	s iode: O Non	e C Show	⊙ Show & V	/at								
lesult Idesult n Die	ode: C Non Die Order	e C Show	Show & V Intradie 0	/at Ander		Test Na	ne [Test Order	Result	Status	Fail Code	State
esult esult n Die 1	s iode: O Non Die Order 1	e C Show	Show & Vintradie O 2	/at Inder	R	Test Nar xed value 1	ne	Test Order	Result 118.195	Status 0	Fail Code	State
esult osult n Die 1	s tode: O Non Die Order 1 1	e C Show Intradie M1 M1	Show & W Intradie O 2 2	/at Inder	R	Test Nar xed value 1 xed value 1	ne (18.195 (18.19)))))))))))))))))))))))))))))))))))	Test Order 1 2	Result 118.195 133.288	Status 0	Fail Code 0	State 255 255
Die 1	s node: C Non Die Order 1 1 1	e C Show Intradie M1 M1 M1	Show & V Intradie O 2 2 2	/at Inder	R R R	Test Nar xed value 1 xed value 1 xed value 1	ne (18.195) 33.288 59.687	Test Order 1 2 3	Result 118.195 133.288 159.687	Status 0 0 0 0	Fail Code 0 0	State 255 255 255
Die 1 1 1	s node: O Non Die Order 1 1 1 1	e C Show Intradie M1 M1 M1 M1	Show & W Intradie O 2 2 2 2 2 2	/at Arder	R R R	Test Nar xed value 1 xed value 1 xed value 1 xed value 1 xed value 1	ne 18.195 33.288 59.687 75.654	Test Order 1 2 3 4	Result 118.195 133.288 159.687 175.654	Status 0 0 0 0 0 0	Fail Code 0 0 0	State 255 255 255 255 255
Die 1 1 1 1	s node: C Non Die Order 1 1 1 1 1	e C Show Intradie M1 M1 M1 M1 M1	Show & W Intradie O 2 2 2 2 2 2 2 2 2 2 2 2	/at Inder	R R R R	Test Nar xed value 1 xed value 1 xed value 1 xed value 1 xed value 1 xed value 1	ne 18.195 33.288 59.687 75.654 91.593	Test Order 1 2 3 4 5	Result 118.195 133.288 159.687 175.654 191.593	Status 0 0 0 0 0 0 0 0 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255 255 255 255 255
Result n Die 1 1 1 1	s node: C Non 1 1 1 1 1 1 1 1	e C Show Intradie M1 M1 M1 M1 M1 M1 M1	Show & W Intradie O 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	/at	R R R R R	Test Nar xed value 1 xed value 1 xed value 1 xed value 1 xed value 1 xed value 2	ne 18.195 33.288 59.687 75.654 91.593 08.123	Test Order 1 2 3 4 5 6	Result 118.195 133.288 159.687 175.654 191.593 208.123	Status 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255 255 255 255 255 255 255
Die 1 1 1 1 1 1 1 1 1 1 1 1 1	* tode: C Non T Die Order T T T T T T T T T T T T T T T T T T T	e C Show Intradie M1 M1 M1 M1 M1 M1 M1 M1	Show & Vi Intradie O 2	Vat	F F F F F	Test Nar xed value 1 xed value 1 xed value 1 xed value 1 xed value 2 FLM - r (con	ne	Test Order 1 2 3 4 5 6 7	Result 118.195 133.288 159.687 175.654 191.593 208.123 0.396444	Status 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255 255 255 255 255 255 255 255
Result n Nesult n 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	* tode: C Non T Die Order 1 1 1 1 1 1 1 1 1 1 1 1 1	e C Show M1 M1 M1 M1 M1 M1 M1 M1 M1 M1	Show & Vi Intradie O 2	Vat	R R R R	Test Nai xed value 1 xed value 1 xed value 1 xed value 1 xed value 2 ruf -r (con Lt	ne	Test Order 1 2 3 4 5 6 7 8	Result 118.195 133.288 159.687 175.654 191.593 208.123 0.396444 13.3814	Status 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255 255 255 255 255 255 255 255 255 255 255 255 255
Die 1 1 1 1 1 1 1 1 1 1 1 1 1	s node: C Non 1 1 1 1 1 1 1 1 1 1 1 1 1	C Show M1 M1 M1 M1 M1 M1 M1 M1 M1 M1	Show & W Intradie Q 2 3 3 4<	Vat	R R R R	Test Nai xed value 1 xed value 1 xed value 1 xed value 1 xed value 2 rLM - r (con L1 Rs	me 18.195 33.288 59.687 75.654 91.593 108.123 coeff)	Test Order 1 2 3 4 5 6 7 8 9	Result 118.195 133.288 159.687 175.654 191.593 208.123 0.996444 13.9814 305.62	Status 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255 255 255 255 255 255 255 255 255 255 255 255 255 255
Die 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	s node: C Non 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C Show Intradie M1	Show & W Intradie O 2 3 4<	/at Mder	R R R R	Test Nar xed value 1 xed value 1 xed value 1 xed value 1 xed value 2 rLM - r (con Lt Rs Rc	me 18.195 33.288 59.687 75.654 91.593 00.123	Test Order 1 2 3 4 5 6 7 8 9 10	Result 118.195 133.288 159.687 175.654 191.593 208.123 0.996444 13.9814 305.62 4.27301	Status 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255
Die 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	s code: C Non 1 1 1 1 1 1 1 1 1 1 1 1 1	C Show Intradie M1 M1 M1 M1 M1 M1 M1 M1 M1 M1	Show & W Intrade Q 2 3 4 </td <td>Vat</td> <td>R R R R</td> <td>Test Nar xed value 1 xed value 1 xed value 1 xed value 1 xed value 2 rLM - r (con LL Rs Rc Rsp</td> <td>ne 18.195 33.288 59.687 75.654 91.593 08.123 coeff)</td> <td>Test Order 1 2 3 4 5 6 7 8 9 10 11</td> <td>Result 118.195 133.288 159.687 175.654 191.593 208.123 0.996444 13.9814 305.62 4.27301 0.000597428</td> <td>Status 0</td> <td>Fail Code 0</td> <td>State 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255</td>	Vat	R R R R	Test Nar xed value 1 xed value 1 xed value 1 xed value 1 xed value 2 rLM - r (con LL Rs Rc Rsp	ne 18.195 33.288 59.687 75.654 91.593 08.123 coeff)	Test Order 1 2 3 4 5 6 7 8 9 10 11	Result 118.195 133.288 159.687 175.654 191.593 208.123 0.996444 13.9814 305.62 4.27301 0.000597428	Status 0	Fail Code 0	State 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255
Die 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	s code: C Non Die Order 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C Show Intractie M1 M1	© Show & W Intrade O 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Vat	R R R R	Test Nar xad value 1 xad value 1 xad value 1 xad value 1 xad value 2 read value 1 read value 2 read value 1 read value 2 read read value 2 read valu	ne	Test Order 1 2 3 4 5 6 7 8 9 10 11 12	Result 118.195 133.288 159.687 175.654 191.593 208.123 0.996444 13.9814 305.62 4.27301 0.000597428 3.66013	Status 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255
Die 1	s code: C Non Die Order 1 1 1 1 1 1 1 1 1 1 1 1 1	C Show Intradie M1 M1 M1 M1 M1 M1 M1 M1 M1 M1	© Show & W Intrade O 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	/at	R R R R	Test Nar xed value 1 xed value 1 xed value 1 xed value 2 TLM - r (con L1 Rs Rc Rsp Stope Y Int	me	Test Order 1 2 3 4 5 6 7 7 8 9 10 11 12 13	Result 118.195 133.288 159.687 175.654 191.593 208.123 0.99644 305.62 4.27301 0.00057428 3.56013 102.248	Status 0	Fail Code 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	State 255

Figure 11 – Build Intradie Pattern Editor

Advantages of an SQL Database

Employing an SQL database for both test recipes and results has numerous advantages:

- Rapid changes to dozens of tests can be made with simple SQL queries.
- Single tests, die patterns, limit tables, etc. can be shared using database keys so that a change only has to be made once to effect dozens of products (figure 12).
- External SQL queries can be written to perform data mining for yield improvements.
- Other tools can insert new product data and die pattern when a new mask is released.
- Workflow systems can populate tables that identify which lots and wafers are to be tested, along with the test recipes.

With the Enterprise Edition, control of the separate RDS server is usually assumed by IT, relieving the yield group from application and database maintenance, backups, etc. All that is needed on the test floor is a Windows PC with a browser and two NIC's per system.

Incorporating RDS Intranet into a workflow system is usually done with SQL scripts. And since most IT groups are flush with SQL resources, the yield team can also leverage IT for that work. The following Acquire hooks are similar to the Agilent SPECS[®] calls for integration into factory workflow software.

- UserLotStart, UserLotEnd
- UserWaferStart, UserWaferEnd
- UserWaferParseStart, UserWaferParseEnd
- UserDieStart, UserDieEnd

Data Storage and Extraction

During training, the engineer tasked with bringing the RDS Intranet on-line is shown how to input test data, investigate and optimize results, and control the prober. What he or she does not have to do is figure out what to do with test data. That is, decide:

- Where to store and what format to use?
- How to provide access?

These questions are moot because all data is in the database accessed directly or with Reedholm reporting and analysis tools, such as the wafer map in figure 13.

Exporting Data

In addition, data can be automatically exported in CSV (flat ASCII) and XML file formats compatible with most spreadsheets, databases, and analysis packages.

Many Reedholm customers use Excel[®] to augment the Microsoft Reports package provided with each system and that Reedholm used to generate standard lot and wafer reports.





Figure 12 – Database Recipe Hierarchy

Analyzing Data with Examine

Even though most operations have existing tools to analyze the volume of data generated by a dc parametric system, RDS Intranet comes with a set of tools for smaller companies and instant, easy data crunching:

- Twenty-four reports are provided for raw data, summary data (std dev, min/max, etc.), wafer pass/fail, average time per test, and so on.
- X-Y plot tool for characterization data that includes tangents, overlaying data, applying equations, scaling, labeling, and saving to JPEG.
- Wafer map tool: 3-D, gradient, surface, exact value, pass/pail, binned, etc.
- Statistical tools that generate histograms, scatter plots, normal plots, and trend charts.



Figure 13 - Examine Wafer Map

System Administration

RDS Intranet comes with a set of software tools used to maintain the system and database, plus monitor system wide activity:

- SelfCal program keeps system in calibration.
- · Diagnostics confirms system out to probe card.
- DB maintenance tool checks and repairs database tables for problems and performance.
- Activity tool lets administrator monitor active users and systems from desktop.
- Tool for confirming prober communication, which is common task after prober PM is done.

Keeping Current & Test Plan Migration

RDS Intranet software is continuously upgraded, enabling test systems to remain in service for decades. Automated migration paths for test plans make it possible to upgrade software or install improved or additional instrumentation without downtime. And migration is not limited to RDS Intranet. For instance, RDS DOS test plans can be automatically imported into RDS Intranet.

Comprehensive Training and Support

The goal of Reedholm training is to have new users ready to populate test plans and set up probing patterns. While training can be done on-site for a surcharge, doing it at Reedholm minimizes interruptions and maximizes learning. User training covers:

- · Building test plans and probe patterns
- · Device characterization and test optimization
- Data analysis and database maintenance
- Basic system maintenance
- Importing DOS test plans if upgrading

If part of an upgrade from RDS DOS, extra days are allotted to assist in importing RDS DOS test plans.

Online Help

On-line user manuals describe instrumentation and application software operation down to the bit level. The help system is indexed and searchable.

Real-Time Hands-on Assistance

Applications assistance is provided via the Internet using GoToMyPC software. With it, Reedholm engineers can control a system anywhere in the world to:

- Run maintenance programs.
- Troubleshoot device test issues.
- Apply software patches.

In addition, telephone, fax, and e-mail support is available from the U.S. Monday through Friday, excluding holidays. Local technical support from Reedholm distributors is also available in many parts of the world.



RDS Intranet Deliverables

RDS Intranet has three computing elements:

- · Host for SQL Server and RDS application
- Windows-based test client for system operation
- DOS-based computer for real-time test control

The simplest implementation is called the Lab Edition. It combines database hosting with the test client function. This implementation is aimed at small test functions. If several users need access to the stored data, or if there are multiple instrument sets, the test client and database hosting functions are separated in what is called the Enterprise Edition. Figure 14 is an Enterprise configuration with a single set of test instruments. Each set of test instruments has a test controller for instrument and prober control. More instrument sets and test clients are added as demand increases.



Figure 14 – RDS Intranet Computer Layout

Enterprise Edition Deliverables

- Multicore server w/ RAID 5 disk subsystem
- Windows 2003 Server OS (2008 not supported)
- SQL Server Standard w/ MS Reports
- Windows XP PC per system (7 not supported)
- Small network switch for server to client hookup

Lab Edition Deliverables

- Multicore PC w/ RAID 1 disk subsystem
- Windows XP OS (7 not supported)
- SQL Server Workgroup w/ MS Reports

Common Deliverable

- External USB HD for database backups
- · CAT5 cabling for connecting computers
- KVM and cabling for each PC/controller pair

RDS Intranet Options

Software for each test controller is licensed for access to all standard features including one prober driver. Non-standard options are purchased separately and include:

- Support of specific 3rd party instruments
- Integrated thermal chuck control (ITCC)
- WLR, TCR, & CCD test routines
- Additional prober drivers

Acquire, Build, ChargeScope, EMAGE, EMPAC, EMREL, Examine, GrafPAC, RDS DOS, and RDS Intranet are trademarks of Reedholm Systems Corp. All other company and/or product names are trademarks of their respective companies. Copyright © 2019 Reedholm Systems Corp.